Low temperature process for forming intermetal gap-filling insulating layers in silicon wafer integrated circuitry
US6479881B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jun 18, 2001 |
| Grant date | Nov 12, 2002 |
| Priority date | — |
| Expiry date | Jun 18, 2021 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY10S438/937
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A semiconductor wafer having a double inter-metal dielectric layer formed in the gaps of and on closely. spaced metal interconnection circuitry. The double dielectric layer is formed by an in situ low temperature two step deposition HDP-CVD process separated by a cool-down period. The low temperature process mitigates metal line defects such as distortion or warping caused by heat generated during the process of filling gaps having aspect ratios greater than 2. The double dielectric layer is composed of Group IV materials, silicon being the preferred material. These double layers may be individually doped. Titanium nitride layers, present as by-products of seeding and anti-reflective coatings serve to reduce electro-migration of the metal circuitry.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.