Method of forming a CMOS structure having gate insulation films of different thicknesses
US6500715B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | May 11, 2001 |
| Grant date | Dec 31, 2002 |
| Priority date | — |
| Expiry date | May 11, 2021 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY10S977/936
- WIPO fieldMicro-structural and nano-technology
- WIPO sectorChemistry
Abstract
The present invention is drawn to a semiconductor integrated circuit device employing on the same silicon substrate a plurality of kinds of MOS transistors different in magnitude of tunnel current flowing either between the source and gate or between the drain and gate thereof. These MOS transistors include tunnel-current increased MOS transistors at least one of which is for use in constituting a main circuit of the device. The plurality of kinds of MOS transistors also include tunnel-current reduced or depleted MOS transistors at least one of which is for use with a control circuit. This control circuit is inserted between the main circuit and at least one of two power supply units. The control circuit is responsive to receipt of a control signal supplied thereto for controlling the flow of a current either between the source and gate or between the drain and gate of the tunnel-current increased MOS transistor for use with the main circuit in such a way that the current flow is selectively permitted during certain time period and that it is inhibited during another period.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.