Cell data protection circuit in semiconductor memory device and method of driving refresh mode
US6542426B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Dec 31, 2001 |
| Grant date | Apr 1, 2003 |
| Priority date | — |
| Expiry date | Dec 31, 2021 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C11/4094
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Disclosed is a cell data protection circuit in a semiconductor memory device and a method of driving a refresh mode in the same. The method includes the steps of disabling a word line in a refresh mode faster than in a normal mode, and initiating a bit line equalizing using a same way of the normal mode, wherein the bit line equalizing is initiated after the word line is completely closed so as to prevent an influence of the bit line equalizing on cell data. The circuit includes a first delay element producing word line disabling and bit line equalizing signals, a second delay part, a third delay part, and a selection part outputting the signals generated from the first delay element on a refresh operation, the selection part outputting the signals generated from the second delay element in a normal operation, wherein the word line disabling signal and bit line equalizing signal are produced so as to satisfy a RAS precharge time (tRP) and a RAS read time (tRWL) after a write command in the normal operation and wherein the word line disabling signal and bit line equalizing signal are produced so as to leave a time interval between the word line disabling signal and bit line equalizi…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.