Multi-bit-per-cell memory system with numbers of bits per cell set by testing of memory units
US6558967B1 · kind B1 · utility
Assignee
Inventor
Key dates
| Filing date | Jan 31, 2001 |
| Grant date | May 6, 2003 |
| Priority date | — |
| Expiry date | Jul 13, 2021 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C2211/5641
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A manufacturing method for a multiple-bit-per-cell memory tests memory arrays in the memory and separately sets the number of bits stored per cell in each memory array. Memory arrays that testing proves are accurate when writing, storing, and reading a larger number of bits per cell are set to store more bits per cell, and memory arrays that cannot accurately write, store, or read as many bits per cell are set to store fewer bits per cell. The setting of the numbers of bits per cell for the respective memory arrays can maximize the memory capacity when some arrays perform better than expected. When the memory arrays perform worse than expected, the setting of the numbers of bits per cell can salvage the memory device even if the memory cannot provide the expected memory capacity.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.