Method and apparatus for improving access time in set-associative cache systems
US6581140B1 · kind B1 · utility
17Cited by
6References
20Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jul 3, 2000 |
| Grant date | Jun 17, 2003 |
| Priority date | — |
| Expiry date | Apr 18, 2021 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/6082
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A system provides a method and apparatus for accessing information in a cache in a data processing system. The system optimizes a speed-critical path within the cache system by using a prediction scheme. The prediction scheme subdivides the address range of address bits and compares the portions separately. A comparison of a critical portion of the address, along with a prediction bit, are used to generate a prediction.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.