Fast re-synchronization of independent domain clocks after powerdown to enable fast system start-up
US6662305B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Nov 23, 1999 |
| Grant date | Dec 9, 2003 |
| Priority date | — |
| Expiry date | Nov 23, 2019 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L7/0012
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A system having several clock domains must have domain clocks properly aligned before powering up from a low-power or power-down mode. The domain clocks can be quickly aligned to enable fast system start-up if the clocks are forced into a rough alignment before a fine alignment process begins. Initially, a phase offset between the domain clocks is determined using a sync pulse, which indicates a location of one of the domain clocks relative to the other domain clock. Next, the domain clocks are forced into a minimum phase offset configuration by phase stalling one of the domain clocks. The phase stalling includes adjusting the pulse width of one of the domain clocks to force the clock into a rough alignment with the other domain clock. Finally, the domain clocks are fine aligned, and the system is placed into a normal power mode.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.