Semiconductor structure having an improved pre-metal dielectric stack and method for forming the same
US6707134B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Aug 3, 2000 |
| Grant date | Mar 16, 2004 |
| Priority date | — |
| Expiry date | Aug 3, 2020 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L21/31051
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A semiconductor structure includes a substrate, a dielectric layer disposed on the substrate, a layer of undoped silicate glass disposed on the dielectric layer, a layer of borophosphorous silicate glass on the layer of undoped silicate glass, and a planar dielectric layer disposed on the layer of borophosphorous silicate glass, the layers of undoped silicate glass, borophosphorous silicate glass, and planar dielectric together forming a pre-metal dielectric stack. The planar dielectric may include plasma-enhanced tetraethyl orthosilicate.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.