Efficient performance based scheduling mechanism for handling multiple TLB operations
US6728800B1 · kind B1 · utility
138Cited by
7References
35Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jun 28, 2000 |
| Grant date | Apr 27, 2004 |
| Priority date | — |
| Expiry date | Sep 24, 2021 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/682
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method and apparatus for an efficient performance based scheduling mechanism for handling multiple TLB operations. One method of the present invention comprises prioritizing a first translation lookaside buffer request and a second translation lookaside buffer request for handling. The first request is of a first type and the second request is of a second type. The first type having a higher priority than said second type.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.