Flash memory device with a novel redundancy selection circuit and method of using the same
US6735727B1 · kind B1 · utility
Assignee
Inventor
Key dates
| Filing date | Jun 2, 2000 |
| Grant date | May 11, 2004 |
| Priority date | — |
| Expiry date | Apr 15, 2021 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C16/08
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A semiconductor memory device includes a redundancy selection circuit. The redundancy selection circuit includes generating means for simultaneously generating a first redundancy address and a second redundancy address in response to the column address at a read cycle. The first redundancy address indicates whether the column address is defective, and the second redundancy address indicates the place where a defective one of the first selected columns is positioned. The redundancy selection circuit further includes means for generating redundancy selection signals each corresponding to the first selected columns in response to the first and second redundancy addresses. According to the present invention, the redundancy selection circuit stores defective addresses by use of flash EEPROM cells similar to those of the main memory cell. Addresses can be programmed, without limitation in the redundancy selection circuit. All the redundant memory cells of an array are tested.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.