Nonvolatile memory integrated circuit having volatile utility and buffer memories, and method of operation thereof
US6775184B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Jan 21, 2003 |
| Grant date | Aug 10, 2004 |
| Priority date | — |
| Expiry date | Jan 21, 2023 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C2216/14
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory integrated circuit includes a nonvolatile memory array that is programmed in page mode. A volatile utility memory is connected to the memory array, and is at least a page in size so that an entire page of data that is either being programmed into or read from the memory array may be stored in the utility memory, thereby providing a single readily accessible and fully functional volatile memory that supports a variety of data operations such as nonvolatile memory programming, program-verify when supplemented with a program verify detector, data compare when supplemented with a comparator, and other operations including, in particular, operations that can benefit from the availability of a fast volatile memory to store an entire page of program data or read data. The outputs of the program verify detector, the comparator, and potentially the other operations circuits are furnished to a memory control circuit for controlling the memory or setting particular register values, or may be furnished as output through an I/O circuit that implements data input/output functions and performs various data routing and buffering functions for the integrated circuit memory.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.