Patent · US Expired

Rearranging data between vector and matrix forms in a SIMD matrix processor

US6898691B2 · kind B2 · utility

25Cited by
10References
13Claims
0Family size

Assignee

Inventors

Key dates

Filing dateJun 6, 2002
Grant dateMay 24, 2005
Priority date
Expiry dateSep 27, 2023

Classification

  • Technology area (CPC G)Physics
  • CPC primaryG06F15/80
  • WIPO fieldComputer technology
  • WIPO sectorElectrical engineering

Abstract

This invention discloses a group of instructions, block4 and block4v, in a matrix processor 16 that rearranges data between vector and matrix forms of an A×B matrix of data 120 where the data matrix includes one or more 4×4 sub-matrices of data 160-166. The instructions of this invention simultaneously swaps row or columns between the first 140, second 142, third 144, and fourth 146 matrix registers according to the instructions that perform predefined matrix tensor operations on the data matrix that includes one of the following group of operations: swapping rows between the different individual matrix registers, or swapping columns between the different individual matrix registers. Additionally, successive iterations or combinations of the block4 and or block4v instructions perform standard tensor matrix operations from the following group of matrix operations: transpose, shuffle, and deal.

Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.