Algorithm and methodology for the polygonalization of sparse circuit schematics
US6904571B1 · kind B1 · utility
9Cited by
14References
6Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Sep 3, 2002 |
| Grant date | Jun 7, 2005 |
| Priority date | — |
| Expiry date | Sep 17, 2023 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F30/39
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An method of creating a physical layout of an integrated circuit. A schematic file (600) is mapped directly to a physical layout using the location of elements and routing of interconnections as specified in the schematic file (600). The method takes advantage of constraints on the schematic design to provide the layout file (675) quickly, without complex routing programs. Design rules violations are anticipated and corrected in some cases. In other cases, the design rule violations are annotated, if the designer intentionally placed them in the design.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.