Multi-chip programmable logic device having configurable logic circuitry and configuration data storage on different dice
US6917219B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | Mar 12, 2003 |
| Grant date | Jul 12, 2005 |
| Priority date | — |
| Expiry date | Mar 12, 2023 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D89/10
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
The circuitry of a programmable logic device (for example, an FPGA) includes a configurable logic portion and a configuration memory. The configuration memory stores configuration data that configures the configurable logic portion to realize a user-defined circuit. The configurable logic portion is disposed on a first die whereas the configuration memory is disposed on a second die. The second die is bonded to the first die in stacked relation. Each bit of configuration data passes from the second die to the first die through a pair of micropads. One micropad of the pair is disposed on the first die and the other micropad of the pair is disposed on the second die. When the first die and second die are brought together in face-to-face relation, the two micropads form an electrical connection through which the configuration data bit passes from the second die to the first die.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.