Method and apparatus to data log at-speed March C+ memory BIST
US6944806B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | May 24, 2002 |
| Grant date | Sep 13, 2005 |
| Priority date | — |
| Expiry date | Aug 14, 2023 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C2029/1208
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method and apparatus for data logging at-speed March C+ memory Built-in Self-tests. The method of testing a memory includes providing the memory with a Test Control and Observe wrapper; enabling a Built-in Self-test mode operation; utilizing the Test Control and Observe wrapper to capture a memory output; and holding a memory data when a failure occurs. The apparatus includes a processing unit; a Built-in Self-test controller coupled to the processing unit; a data circuit coupled to the Built-in Self-test controller; an address circuit coupled to the Built-in Self-test controller; a control circuit coupled to the Built-in Self-test controller; a memory coupled to the data circuit, the address circuit and the control circuit; a comparator circuit coupled to the memory and to the Built-in Self-test controller; and a memory Test Control and Observe wrapper coupled to the memory.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.