Synchronous controlled, self-timed local SRAM block
US6947350B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Nov 12, 2003 |
| Grant date | Sep 20, 2005 |
| Priority date | — |
| Expiry date | Feb 6, 2024 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C11/41
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
The present invention relates to a synchronous self timed memory device. The device includes a plurality of memory cells forming a cell array, at least one local decoder interfacing with the cell array, at least one local sense amplifier and at least one local controller. The local sense amplifier interfaces with at least the decoder and cell array, and is adapted to precharge and equalize at least one line coupled thereto. The local controller interfaces with and coordinates the activities of at least the local decoder and sense amplifier. One embodiment of the present invention relates to a memory device comprising a plurality of synchronous controlled global elements and a plurality of self-timed local elements. In this embodiment, at least one of the self-timed local elements interfaces with the synchronous controlled global element.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.