Analog-to-digital sigma-delta modulator with FIR filter feedback
US7042377B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | Mar 18, 2003 |
| Grant date | May 9, 2006 |
| Priority date | — |
| Expiry date | Sep 18, 2023 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03M3/454
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
An analog-to-digital sigma-delta modulator for converting analog input signals to digital output signals comprises a feedback path (1, 101, 201) for producing analog feedback signals that are a function of the digital output signals (y, Y), an ‘N’-stage (‘N’=2) integrator path (9 to 14, 109 to 114) for integrating analog difference signals that are a difference function of the input signal and the analog feedback signals, and a quantizer (3, 103) responsive to the signals integrated by the integrator means (9 to 14, 109 to 114) for producing the digital output signals (y, Y) at clock intervals. The feedback path includes ‘N’ feedback stages (15 to 17, 115 to 117) for respective integrator stages (9 to 14, 109 to 114).Each of the ‘N’ feedback stages (15 to 17, 115 to 117) comprises finite impulse response (‘FIR’) filters (15 to 19, 115 to 117), each of the FIR filters being of the same order ‘M’, where ‘M’ is at least two; at least the filter (15, 115) of the feedback stage that feeds back to the first integrator stage is a low pass filter.The integrator stages may be discrete-time integrators; the FIR filters reduce their sensitivity to feedback voltage step changes that would caus…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.