Mass storage device architecture and operation
US7062619B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Aug 5, 2002 |
| Grant date | Jun 13, 2006 |
| Priority date | — |
| Expiry date | Jan 24, 2024 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C2207/2245
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A mass storage device comprising at least one array of memory cells, at least one data path unit in communication with the at least one array, the at least one data path unit comprising a master buffer, and a main data bus adapted to transfer data between the at least one data path unit and an input/output (I/O) unit via a buffer interface unit (BIF) comprising a plurality of slave buffers, the main data bus being further adapted to support at least one of a download and upload of data between the main data bus and the I/O unit, during simultaneous performance of an internal operation between the main data bus and the at least one array, the internal operation comprising at least one of a read, program and erase operation. Methods for operating the mass storage device are also disclosed.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.