Flip chip molded/exposed die process and package structure
US7081668B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | Oct 24, 2003 |
| Grant date | Jul 25, 2006 |
| Priority date | — |
| Expiry date | Oct 24, 2023 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L2924/351
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
An Integrated Circuit package structure includes an Integrated Circuit device having a electrical contact points to the device in the bottom surface. A heatsink has a flat bottom surface extending past the device by a first distance and contacting the top surface of the device. A substrate has a flat upper surface extending past the device by the first distance and having points of electrical contact to the device and a lower surface having points of electrical contact for further interconnect of the substrate to surrounding circuitry or components with the upper and lower surfaces extending beyond the bottom surface of the device. A molding compound is between the flat bottom surface of the heatsink and the flat upper surface of the substrate to fill only the first distance and is among the points of electrical contact to the device.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.