Integrated circuit and method of implementing a counter in an integrated circuit
US7149275B1 · kind B1 · utility
Assignee
Inventor
Key dates
| Filing date | Jan 29, 2004 |
| Grant date | Dec 12, 2006 |
| Priority date | — |
| Expiry date | Mar 10, 2024 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K21/12
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
An integrated circuit, such as a programmable logic device, implements a single bit transition counter in logic. The counter preferably comprises a first stage receiving a clock signal having a first clock rate and generating a least significant bit in a count. A plurality of intermediate stages are coupled to the first stage, where each intermediate stage receives an output from the immediate previous stage and an inverted output of each other previous intermediate stage, and generates a next most significant bit in a count. Finally, a last stage of the counter receives an inverted output of each previous intermediate stage except the immediate intermediate previous stage and generating a most significant bit in a count.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.