High performance, integrated, MOS-type semiconductor device and related manufacturing process
US7186592B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Apr 12, 2005 |
| Grant date | Mar 6, 2007 |
| Priority date | — |
| Expiry date | Jul 18, 2025 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D64/519
Abstract
An LDMOS device includes elementary MOS cells. The gate structure of the elementary cell includes a first conductor material finger. The LDMOS device includes first metal stripes for contacting source regions, second metal stripes for contacting drain regions, and third metal stripes placed on inactive zones for contacting a material finger by forming a contact point. The contact point is formed by a first prolongation of the material finger for connecting with one of the third stripes. The third metal stripe includes at least one fourth metal stripe placed on a separation zone. The material finger has a second prolongation and the fourth metal stripe has a first prolongation to form an additional contact point.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.