Vertical FET with nanowire channels and a silicided bottom contact
US7230286B2 · kind B2 · utility
87Cited by
1References
13Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | May 23, 2005 |
| Grant date | Jun 12, 2007 |
| Priority date | — |
| Expiry date | Oct 22, 2025 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY10S977/938
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A vertical FET structure with nanowire forming the FET channels is disclosed. The nanowires are formed over a conductive silicide layer. The nanowires are gated by a surrounding gate. Top and bottom insulator plugs function as gate spacers and reduce the gate-source and gate-drain capacitance.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.