General input/output architecture, protocol and related methods to support legacy interrupts
US7231486B2 · kind B2 · utility
53Cited by
63References
28Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Aug 23, 2002 |
| Grant date | Jun 12, 2007 |
| Priority date | — |
| Expiry date | Aug 5, 2024 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L47/30
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An enhanced general input/output communication architecture, protocol and related methods are presented.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.