Integrated semiconductor storage with at least a storage cell and procedure
US7241657B2 · kind B2 · utility
0Cited by
6References
5Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | Nov 22, 2005 |
| Grant date | Jul 10, 2007 |
| Priority date | — |
| Expiry date | Jan 6, 2026 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10B12/482
Abstract
The invention relates to an integrated semiconductor memory with at least one memory cell having at least one transistor which forms an inversion channel in the switched-on state. The transistor comprises a structure element having a first source/drain region, a second source/drain region and a region arranged between the first and the second source/drain region, the structure element is insulated from a semiconductor substrate by an insulation layer, a gate dielectric being arranged on the structure element and a word line being arranged on the gate dielectric.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.