Systolic memory arrays
US7246215B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Nov 26, 2003 |
| Grant date | Jul 17, 2007 |
| Priority date | — |
| Expiry date | Nov 28, 2024 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/271
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A short latency and high bandwidth memory includes a systolic memory that is sub-divided into a plurality of memory arrays, including banks and pipelines that access these banks. Shorter latency and faster performance is achieved with this memory, because each bank is smaller in size and is accessed more rapidly. A high throughput rate is accomplished because of the pipelining. Memory is accessed at the pipeline frequency with the proposed read and write mechanism. Design complexity is reduced because each bank within the memory is the same and repeated. The memory array size is re-configured and organized to fit within desired size and area parameters.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.