Memory controller and method for optimized read/modify/write performance
US7328317B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Oct 21, 2004 |
| Grant date | Feb 5, 2008 |
| Priority date | — |
| Expiry date | Feb 1, 2026 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/3004
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory controller optimizes execution of a read/modify/write command by breaking the RMW command into separate and unique read and write commands that do not need to be executed together, but just need to be executed in the proper sequence. The most preferred embodiments use a separate RMW queue in the controller in conjunction with the read queue and write queue. In other embodiments, the controller places the read and write portions of the RMW into the read and write queue, but where the write queue has a dependency indicator associated with the RMW write command in the write queue to insure the controller maintains the proper execution sequence. The embodiments allow the memory controller to translate RMW commands into read and write commands with the proper sequence of execution to preserve data coherency.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.