Method of fabricating a semiconductor device having self-aligned floating gate and related device
US7329580B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jun 20, 2006 |
| Grant date | Feb 12, 2008 |
| Priority date | — |
| Expiry date | Jun 20, 2026 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D30/6211
Abstract
A semiconductor device such as a flash memory device having a self-aligned floating gate and a method of fabricating the same is provided. An embodiment of the device includes an isolation layer defining a fin body is formed in a semiconductor substrate. The fin body has a portion protruding above the isolation layer. A sacrificial pattern is formed on the isolation layer. The sacrificial pattern has an opening self-aligned with the protruding portion of the fin body. The protruding fin body is exposed in the opening. An insulated floating gate pattern is formed to fill the opening. The sacrificial pattern is then removed. An inter-gate dielectric layer covering the floating gate pattern is formed. A control gate conductive layer is formed over the inter-gate dielectric layer. The control gate conductive layer, the inter-gate dielectric layer, and the floating gate pattern are patterned to form a control gate electrode crossing the fin body as well as the insulated floating gate interposed between the control gate electrode and the fin body.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.