Polynomial generation method for circuit modeling
US7369974B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Aug 31, 2005 |
| Grant date | May 6, 2008 |
| Priority date | — |
| Expiry date | Apr 18, 2026 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2111/06
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method for determining polynomials to model circuit delay includes the step of determining one or more error areas in a characteristic map that exceed an error margin. Next, a current domain count is set to zero and selecting one error area of the one or more error areas is selected. A patch region that will contain the error area determined the patch region is then curve fitted and the current domain count is increased by one. The steps of repeating steps of selecting an error area, determine a patch, curve fitting within the patch, and increasing the domain count by one are repeated until there are no error area within the patch region. Then a previous domain region having the largest domain count and at last one error area is curve fitted without using data points in any of the domain regions greater than the previous domain region if the previous domain region contains at least one error area, repeating steps of selecting an error area, determine a patch, curve fitting within the patch, and increasing the domain count by one. Then, a domain region having at least one error area is selected as the previous domain region. The steps of curve fitting a previous domain level havin…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.