Mechanisms for assuring quality of service for programs executing on a multithreaded processor
US7376954B2 · kind B2 · utility
47Cited by
35References
37Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | Oct 10, 2003 |
| Grant date | May 20, 2008 |
| Priority date | — |
| Expiry date | Mar 2, 2026 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/4843
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A mechanism for assuring quality of service for a context in a digital processor has a first scheduling register dedicated to the context, the register having N out of M bits set, and a first scheduler that consults the register to assign issue slots to the context. The first scheduler grants issue slots for the context by referencing the N bits in the first register, and repeats a pattern of assignments of issue slots after referencing the M bits of the first register.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.