Method and apparatus for thermal modeling and analysis of semiconductor chip designs
US7401304B2 · kind B2 · utility
17Cited by
26References
39Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jul 13, 2005 |
| Grant date | Jul 15, 2008 |
| Priority date | — |
| Expiry date | Oct 31, 2025 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2119/12
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method and apparatus for modeling and thermal analysis of semiconductor chip designs is provided. One embodiment of a novel method for performing thermal testing of a semiconductor chip design includes calculating full-chip temperatures over the semiconductor chip design (e.g., to identify steep thermal gradients) and modeling the full-chip temperatures in accordance with a geometric multi-grid technique. The geometric multi-grid technique is tailored to determine temperatures within the semiconductor chip design based at least in part on the physical attributes or geometry of the design.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.