Circuit for and method of enabling partial reconfiguration of a device having programmable logic
US7477072B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Jan 17, 2006 |
| Grant date | Jan 13, 2009 |
| Priority date | — |
| Expiry date | Mar 4, 2026 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K19/1776
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A circuit for enabling partial reconfiguration of memory elements of a device having programmable logic is described. The circuit comprises a block of memory cells comprising a look-up table of a configurable logic block; and a reset signal coupled to the block of memory elements, the reset signal enabling partial reconfiguration of the memory cells of the configurable logic block. Each the memory cell may be coupled to receive the reset signal enabling the partial reconfiguration of the block of memory cells of the configurable logic block. The reset signal may comprise a plurality of signals, wherein each signal of the plurality of signals is coupled to a memory cell of the block of memory cells. Each memory cell may also receive a signal for setting an initial state. A method of enabling partial reconfiguration of memory cells of a look-up table of a programmable logic device is also described.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.