Reducing leakage current in memory device using bitline isolation
US7492648B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Mar 24, 2006 |
| Grant date | Feb 17, 2009 |
| Priority date | — |
| Expiry date | Jan 5, 2027 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C11/4094
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method for reducing defect leakage current in a semiconductor memory device comprising a plurality of memory banks, each memory bank comprising a plurality of memory arrays and sense amplifier columns comprising a plurality of sense amplifiers, wherein there is a sense amplifier column positioned between and shared by memory arrays on opposites thereof. At least one bank-specific isolation control signal is independently generated for each of the plurality of memory banks depending on existence and location of an anomalous bitline leakage in a memory bank. The at least one bank-specific isolation control signal is supplied to at least one sense amplifier column in the corresponding memory bank to isolate at least one side to at least one memory array that is in an unselected state in a corresponding memory bank.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.