Scalable process and structure of JFET for small and decreasing line widths
US7642566B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jun 12, 2006 |
| Grant date | Jan 5, 2010 |
| Priority date | — |
| Expiry date | Jun 12, 2026 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L2924/0002
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A scalable device structure and process for forming a normally off JFET with 45 NM linewidths or less. The contacts to the source, drain and gate areas are formed by forming a layer of oxide of a thickness of less than 1000 angstroms, and, preferably 500 angstroms or less on top of the substrate. A nitride layer is formed on top of the oxide layer and holes are etched for the source, drain and gate contacts. A layer of polysilicon is then deposited so as to fill the holes and the polysilicon is polished back to planarize it flush with the nitride layer. The polysilicon contacts are then implanted with the types of impurities necessary for the channel type of the desired transistor and the impurities are driven into the semiconductor substrate below to form source, drain and gate regions.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.