Method and apparatus for improving segmented memory addressing
US7725677B1 · kind B1 · utility
0Cited by
13References
20Claims
0Family size
Inventors
Key dates
| Filing date | Feb 19, 2008 |
| Grant date | May 25, 2010 |
| Priority date | — |
| Expiry date | Mar 6, 2028 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/30101
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method and apparatus for breaking complex X86 segment operations and segmented memory addressing into explicit sub-operations so that they may be exposed to compiler or translator-based optimizations.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.