Packaging chip having interconnection electrodes directly connected to plural wafers
US7786573B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jul 6, 2006 |
| Grant date | Aug 31, 2010 |
| Priority date | — |
| Expiry date | Jan 17, 2027 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03H9/0547
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A packaging chip formed with plural wafers. The packaging chip includes plural wafers stacked in order and plural interconnection electrodes directly connecting the plural wafers from an upper surface of an uppermost wafer of the plural wafers to the other wafers. At least one or more of the plural wafers mounts a predetermined circuit device thereon. Further, at least one or more wafers of the plural wafers have a cavity of a predetermined size. Meanwhile, the packaging chip further includes plural pads independently arranged on the upper surface of the uppermost wafer one another and electrically connected to the plural interconnection electrodes respectively. Accordingly, the present invention can enhance the performance and reliability of a packaging chip and improve fabrication yield.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.