Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system
US7788451B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Feb 5, 2004 |
| Grant date | Aug 31, 2010 |
| Priority date | — |
| Expiry date | Sep 28, 2027 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/0888
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory hub includes first and second link interfaces for coupling to respective data busses, a data path coupled to the first and second link interfaces and through which data is transferred between the first and second link interfaces, and further includes a write bypass circuit coupled to the data path to couple write data on the data path and temporarily store the write data to allow read data to be transferred through the data path while the write data is temporarily stored. A method for writing data to a memory location in a memory system is provided which includes accessing read data in the memory system, providing write data to the memory system, and coupling the write data to a register for temporary storage. The write data is recoupled to the memory bus and written to the memory location following provision of the read data.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.