Cell array of semiconductor memory device and a method of forming the same
US7795643B2 · kind B2 · utility
2Cited by
6References
19Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Aug 22, 2006 |
| Grant date | Sep 14, 2010 |
| Priority date | — |
| Expiry date | Feb 24, 2029 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C16/0483
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A cell array includes a semiconductor substrate including an active region comprising a first region, a second region, and a transition region, the second region being separated from the first region by the transition region, wherein a top surface of the second region is at a different level than a top surface of the first region. The cell array also includes a plurality of word lines crossing over the first region. The cell array also includes a selection line crossing over the active region, wherein at least a portion of the selection line is located over the transition region.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.