System and method for testing SLB and TLB cells during processor design verification and validation
US7797650B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Sep 11, 2007 |
| Grant date | Sep 14, 2010 |
| Priority date | — |
| Expiry date | Nov 24, 2028 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/26
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A system and method for re-executing a test case and modifying the test case's effective addresses, effective segment identifiers (ESIDs), and virtual segment identifiers (VSIDs) in order to fully test a processor's SLB and TLB cells is presented. A test case generator generates a test case that includes an initial set of test case effective addresses, an initial set of ESIDs, and an initial set of VSIDs. The test case executor uses an effective address arithmetic function and a virtual address arithmetic function to modify the test case effective addresses, the ESIDs, and the VSIDs on each re-execution that, in turn, sets/unsets each bit within each SLB and TLB entry. In one embodiment, the invention described herein sequentially shifts segment lookaside buffer entries, whose ESIDs are in single bit increments, in order to fully test each ESID bit location within each SLB entry.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.