Selectively invalidating entries in an address translation cache
US7822942B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Mar 25, 2008 |
| Grant date | Oct 26, 2010 |
| Priority date | — |
| Expiry date | Apr 17, 2029 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/683
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An apparatus and method selectively invalidate entries in an address translation cache instead of invalidating all, or nearly all, entries. One or more translation mode bits are provided in each entry in the address translation cache. These translation mode bits may be set according to the addressing mode used to create the cache entry. One or more “hint bits” are defined in an instruction that allow specifying which of the entries in the address translation cache are selectively preserved during an invalidation operation according to the value(s) of the translation mode bit(s). In the alternative, multiple instructions may be defined to preserve entries in the address translation cache that have specified addressing modes. In this manner, more intelligence is used to recognize that some entries in the address translation cache may be valid after a task or partition switch, and may therefore be retained, while other entries are invalidated.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.