Multi-column addressing mode memory system including an integrated circuit memory device
US7907470B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Feb 24, 2009 |
| Grant date | Mar 15, 2011 |
| Priority date | — |
| Expiry date | Jul 3, 2029 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C8/16
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory system includes a master device, such as a graphics controller or processor, and an integrated circuit memory device operable in a dual column addressing mode. The integrated circuit memory device includes an interface and column decoder to access a row of storage cells or a page in a memory bank. During a first mode of operation, a first row of storage cells in a first memory bank is accessible in response to a first column address. During a second mode of operation, a first plurality of storage cells in the first row of storage cells is accessible in response to a second column address during a column cycle time interval. A second plurality of storage cells in the first row of storage cells is accessible in response to a third column address during the column cycle time interval. The first and second pluralities of storage cells are concurrently accessible from the interface.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.