Method of switching external models in an automated system-on-chip integrated circuit design verification system
US7917348B2 · kind B2 · utility
1Cited by
5References
13Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jan 7, 2008 |
| Grant date | Mar 29, 2011 |
| Priority date | — |
| Expiry date | Feb 25, 2029 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F30/33
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A system and method for verifying an integrated circuit design is provided. The system comprising: an I/O controller connected to one or more I/O cores, the I/O cores part of the integrated circuit design; an external memory mapped test device having a switch for selectively connecting one or more of the I/O cores to corresponding I/O driver models; a bus for transferring signals between the I/O controller and the switch; and a test operating system for controlling the switch.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.