High-speed dithering architecture
US7933461B1 · kind B1 · utility
0Cited by
13References
20Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | Oct 14, 2009 |
| Grant date | Apr 26, 2011 |
| Priority date | — |
| Expiry date | Oct 14, 2029 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG09G2340/0428
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A filter for implementing Floyd Steinberg two-dimensional error diffusion algorithms allows high-speed processing of video and images. The filter is shown in direct form with proper bit precision with implementations that permit the filter to operate at high speed. Furthermore, a reduction in the gate count is achieved over the direct form. The results of static timing analysis obtained post synthesis are also summarized.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.