High speed operation method for twin MONOS metal bit array
US7936604B2 · kind B2 · utility
2Cited by
22References
18Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Aug 30, 2005 |
| Grant date | May 3, 2011 |
| Priority date | — |
| Expiry date | Aug 30, 2025 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C16/0475
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
The present invention provides a novel operational method of twin MONOS metal bit or diffusion bit structure for high-speed application. In a first embodiment of the present invention, the alternative control gates are set at the same voltage. In a second embodiment of the present invention, all the control gates are set at the operational voltage from the beginning. In both embodiments, the bit line and word gate are used to address the selected memory cell.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.