Parallel memory device rank selection
US7996602B1 · kind B1 · utility
13Cited by
20References
2Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Apr 30, 2007 |
| Grant date | Aug 9, 2011 |
| Priority date | — |
| Expiry date | May 19, 2028 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C5/04
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A translator of an apparatus in an example selects one or more ranks of parallel memory devices from a plurality of available ranks of parallel memory devices in a plurality of double data rate registered and/or unbuffered dual in-line memory modules (DDR registered and/or unbuffered DIMMs) through employment of a native fully buffered dual in-line memory module protocol (native FB-DIMM protocol).
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.