Construction of reliable stacked via in electronic substrates—vertical stiffness control method
US8258410B2 · kind B2 · utility
0Cited by
2References
4Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jan 26, 2008 |
| Grant date | Sep 4, 2012 |
| Priority date | — |
| Expiry date | Nov 28, 2030 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY10T29/49155
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A stacked via structure for reducing vertical stiffness includes: a plurality of stacked vias, each via disposed on a disc-like structure. The disc-like structure includes a platted through hole landing supporting the plurality of stacked vias. The platted through hole landing includes a compliant center zone; and spring-like stiffness-reducing connectors for connecting the compliant center zone of the platted through hole landing.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.