Method of manufacturing capacitor-embedded PCB
US8302270B2 · kind B2 · utility
1Cited by
13References
5Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jan 10, 2011 |
| Grant date | Nov 6, 2012 |
| Priority date | — |
| Expiry date | Jan 10, 2031 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY10T29/49167
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A method of manufacturing a capacitor-embedded printed circuit board that includes fabricating a capacitor substrate having at least one inner electrode formed on one side of a dielectric layer; aligning a semi-cured insulation layer with one side of a core layer, and aligning the capacitor substrate with the semi-cured insulation layer such that the inner electrode faces the semi-cured insulation layer; and collectively stacking the core layer, the semi-cured insulation layer, and the capacitor substrate.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.