Optimization of cache architecture generated from a high-level language description
US8468510B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Jul 23, 2009 |
| Grant date | Jun 18, 2013 |
| Priority date | — |
| Expiry date | Apr 17, 2032 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F30/347
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Approaches for generating a hardware specification from a high-level language (HLL) program. In one approach, a method determines separate accesses in the HLL program to multiple consecutively addressed data items. The HLL program is compiled into an intermediate language program to include one or more instructions that perform functions on the multiple consecutively addressed data items and one or more memory access instructions that reference the consecutively addressed data items. The method generates a hardware specification from the intermediate language program. The hardware specification includes a cache memory that caches the consecutively addressed data items and that accesses the consecutively addressed data items in response to a single access request. The specification further includes one or more hardware blocks that implement the functions of the instructions in the intermediate language program. At least one of hardware blocks has access to the multiple consecutively addressed data items in parallel.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.