Vertical channel memory devices with nonuniform gate electrodes
US8552489B2 · kind B2 · utility
12Cited by
0References
5Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Nov 29, 2012 |
| Grant date | Oct 8, 2013 |
| Priority date | — |
| Expiry date | Nov 29, 2032 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D30/694
Abstract
A mold stack including alternating insulation layers and sacrificial layers is formed on a substrate. Vertical channel regions extending through the insulation layers and sacrificial layers of the mold stack are formed. Gate electrodes are formed between adjacent ones of the insulation layers and surrounding the vertical channel regions. The gate electrodes have a greater thickness at a first location near sidewalls of the insulation layers than at a second location further away from the sidewalls of the insulation layers.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.