Speculative region-level loop optimizations
US8589901B2 · kind B2 · utility
2Cited by
3References
17Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Dec 22, 2010 |
| Grant date | Nov 19, 2013 |
| Priority date | — |
| Expiry date | Dec 12, 2031 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F8/452
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A system and method are configured to apply region level optimizations to a selected region of source code rather than loop level optimizations to a loop or loop nest. The region may include an outer loop, a plurality of inner loops and at least one control code. If the region includes an exceptional control flow statement and/or a procedure call, speculative region-level multi-versioning may be applied.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.