Method for verifying a test substrate in a prober under defined thermal conditions
US8692567B2 · kind B2 · utility
Inventors
Key dates
| Filing date | Jul 31, 2009 |
| Grant date | Apr 8, 2014 |
| Priority date | — |
| Expiry date | Sep 14, 2030 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG01R31/2875
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A method and an apparatus for verifying or testing test substrates, i.e. wafers and other electronic semiconductor components, in a prober under defined thermal conditions. Such a verifying apparatus, known to the person skilled in the art as a prober, has a housing having at least two housing sections, in one housing section of which, designated hereinafter as test chamber, the test substrate to be verified is held by a chuck and is set to a defined temperature, and in the other housing section of which, designated hereinafter as probe chamber, probes are held. For verification purposes, the test substrate and the probes are positioned relative to one another by means of at least one positioning device and the probes subsequently make contact with the test substrate.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.