Virtual memory management for real-time embedded devices
US8694755B1 · kind B1 · utility
1Cited by
1References
15Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Mar 17, 2010 |
| Grant date | Apr 8, 2014 |
| Priority date | — |
| Expiry date | Mar 12, 2032 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/651
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An apparatus comprising an arbiter circuit, a translation circuit and a controller circuit. The arbiter circuit may be configured to generate one or more first control signals and a data write signal in response to an input signal and a read data signal. The translation circuit may be configured to generate a one or more second control signals in response to the one or more first control signals and the write address signal. The controller circuit may be configured to generate an address signal in response to the one or more second control signals.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.